CMOS Analog Circuit Design (3rd International Edition)

ISBN : 9780199937424

Phillip E. Allen; Douglas R. Holberg
608 Pages
191 x 235 mm
Pub date
Jul 2012
Send mail

Respected authors Phil Allen and Doug Holberg bring you the international third edition of their popular textbook, CMOS Analog Circuit Design.
Working from the forefront of CMOS technology, Phil and Doug have combined their expertise as engineers and academics to present a cutting-edge and effective overview of the principles and techniques for designing circuits. Their two main goals are: to mix the academic and practical viewpoints in a treatment that is neither superficial nor overly detailed, and to teach analog integrated circuit design with a hierarchically organized approach.
Most of the circuits, techniques, and principles presented in CMOS Analog Circuit Design come directly from the authors' industrial experience, making the book a valuable resource for both practicing engineers and students taking courses in analog electronics or CMOS analog design.
The trademark approach of Phil and Doug's textbook is its design recipes, which take readers step-by-step through the creation of real circuits, explaining and demystifying complex design problems. The book provides detailed coverage of often-neglected areas and deliberately leaves out bipolar analog circuits, since CMOS is the dominant technology for analog integrated circuit design.
The book is appropriate for advanced undergraduates and graduate students with background knowledge in basic electronics - including biasing, modeling, circuit, analysis, and frequency response. CMOS Analog Circuit Design, International Third Edition, presents a complete picture of design (including modeling, simulation, and testing) and enables readers to undertake the design of an analog circuit that can be implemented by CMOS technology.


1: - Introduction and Background
1.1 Analog Integrated Circuit Design
1.2 Notation, Symbology and Terminology
1.3 Analog Signal Processing
1.4 Example of Analog VLSI Mixed-Signal Circuit Design
2: - CMOS Technology

2.1 Basic MOS Semiconductor Fabrication Processes
2.2 The PN Junction
2.3 The MOS Transistor
2.4 Passive Components
2.5 Other Considerations of CMOS Technology
3: - CMOS Device Modeling

3.1 Simple MOS Large-Signal Model (SPICE LEVEL 1)
3.2 Other MOS Large-Signal Model Parameters
3.3 Small-Signal Model for the MOS Transistor
3.4 Computer Simulation Models
3.5 Subthreshold MOS Model
3.6 SPICE Simulation of MOS Circuits
4: - Analog CMOS Subcircuits
4.1 MOS Switch
4.2 MOS Diode/Active Resistor
4.3 Current Sinks and Sources
4.4 Current Mirrors
4.5 Current and Voltage References
4.6 Bandgap Reference
5: - CMOS Single Stage Amplifiers

5.1 Inverters
5.2 Differential Amplifiers
5.3 Cascode Amplifiers
5.4* Current Amplifiers
5.5* Output Amplifiers/Buffers
6: - Simple Operational Amplifiers*
6.1 Design of CMOS Op Amps
6.2 Compensation of Op Amp
6.3 Design of Two-Stage Op Amps
6.4 Power-Supply Rejection Ratio of Two-Stage Op Amps
6.5 Cascode Op Amps
6.6 Simulation and Measurement of Op Amps
6.7 Macromodels for Op Amps
7: - Complex Operational Amplifiers*
7.1 Buffered Op Amps
7.2 High-Speed/Frequency Op Amps
7.3 Differential-Output Op Amps
7.4 Micropower Op Amps
7.5 Low Noise Op Amps
7.6 Low Voltage Op Amps
8: - Comparators
8.1 Characterization of a Comparator
8.2 Two-Stage, Open-Loop Comparator Design
8.3 Other Open-Loop Comparators
8.4 Improving the Performance of Open-Loop Comparators
8.5 Discrete-Time Comparators
8.6 High-Speed Comparators
Appendix A Circuit Analysis for Analog Circuit Design
Appendix B Integrated Circuit Layout
Appendix C CMOS Device Characterization
Appendix D Time and Frequency Domain Relationship for Second-Order Systems

About the author: 

Phillip E. Allen, Professor Emeritus of Electrical and Computer Engineering, Georgia Tech
Douglas R. Holberg, Technical Consultant

The price listed on this page is the recommended retail price for Japan. When a discount is applied, the discounted price is indicated as “Discount price”. Prices are subject to change without notice.